CHARACTERIZATION OF EPITAXIAL SILICON FOR MOS VLSI IC BY DEEP LEVEL TRANSIENT SPECTROSCOPY AND MINORITY CARRIER LIFETIME MEASUREMENTS

E.Nossarzewska-Orłowska, P.Kamiński, J.Sarnecki, R.Kozłowski INSTITUTE OF ELECTRONIC MATERIALS TECHNOLOGY ul. Wólczyńska 133, 01-919 Warszawa, Poland

The effect of silicon source contamination on the properties of epitaxial layers was studied by DLTS technique and generation lifetime measurements. The influence of substrate etching procedure on the generation lifetime is also shown.

Introduction

Epitaxial silicon is widely used as starting material for small geometry CMOS devices. However, during the epitaxial growth a variety of native defects and impurities are introduced into the layers. When located in the active region of devices, these point defects, particularly transition metal impurities, have strong detrimental effect on the device performance. So, for the quality assessment of epitaxial silicon for MOS VLSI integrated circuits it is necessary to control the type and concentration of point defects as well as the minority carrier lifetime.

In this paper we present the results of characterization of epitaxial silicon by deep level transient spectroscopy (DLTS) and measurements of the generation carrier lifetime in MOS structures.

Experimental procedure

The p⁺ and n⁺ starting substrates for epitaxy were 100mm diameter CZ wafers with <111> orientation. The p⁺ wafers were boron doped with the resistivity in the range of 0.01-0.02 Ω cm. The n⁺ wafers were antimony doped with the resistivity in the range of 0.008-0.018 Ω cm.

The wafers were prepared by standard lapping, wet etching and polishing processing. In the case of the n⁺ substrate two different types of chemical etchant have been used:

acid solution, consisted of HNO₃, HF and CH₃COOH,

alkaline solution, consisted of KOH and stabilizers.

All the other mechano-chemical treatments, including final cleaning were identical for all substrates.

The epitaxial layers were deposited in a rf heated Gemini 1 reactor of vertical type with rotated pancake-like graphite susceptor. An in-situ HCl etching at 1180°C was used to remove about 1μ m of the silicon layer prior to the deposition. The epitaxial deposition was performed at 1120°C with the growth rate of 1μ m/min.

Two silicon sources were used for epitaxial growth: SiCl₄ and SiHCl₃. As dopants 25vpm B_2H_6 in H_2 was used for the p-type layers and 25 vpm PH_3 in H_2 for the n-type layers.

In the test processes, performed without intentional doping, the resistivity of layers grown from SiCl₄ was 180 Ω cm and 800 Ω cm in the case of using SiHCl₃.

The layer thickness was measured by means of a standard infrared reflection spectrophotometer. The resistivity was determined by spreading resistance method. The majority carrier concentration profiling by C-V method with Hg probe was also made.

For the carrier generation lifetime measurement the gate silicon oxide of 1000 thickness was deposited on the layer surface. The electrical contact to the oxide was made by means of Hg probe of 1mm diameter. The value of carrier lifetime in the obtained MOS structures was calculated by Zerbst method.

The measurements were performed using computer-controlled CSM/16 System with Hg probe (Materials Development Corp.).

DLTS measurements were performed on Schottky diodes fabricated by Au evaporation onto the surface of epitaxial layers. Measurements were carried out by a standard DLS 81 equipment. Temperature scans were performed for various rate windows (2 - 2000 s⁻¹) with increasing temperature in the range of 80 300K and the

Characterization of epitaxial silicon ...

temperature dependence of the carrier emission rate $e_n = f(T)$ was determined. The reverse bias was -10V and filling pulse amplitude was equal to 9V. The energy levels were determined from Arrhenius plots $ln(e_n/T^2)vs 1/T$. The deep centre concentration N_T was calculated from the well-known relation [1]:

$$N_T = 2\Delta C (N_D - N_A) / C_{st}$$

where ΔC is the DLTS output, C_{st} is the quiescent capacitance of the reverse-biased diode and N_p - N_A is the majority carrier concentration.

Experimental results and discussion

The main purpose of our studies was to show how the uncontrolled impurities affect the quality of the epitaxial layers.

In the first experiment the epitaxial layer of 10 μ m thickness and 10 Ω cm resistivity were deposited from two silicon sources of different test resistivity. According to the results presented in Table 1, in both types of epistructures (n/n⁺ and p/p⁺) the source contamination influence on the carrier generation lifetime is clearly seen.

Structure	Silicon source	Gen. lifetime $\tau_{g}[\mu s]$		
n/n+	SiCl ₄ - test resistivity 180 Ω cm	65		
Carlos States	SiHCl ₃ - test resistivity 800 Ω cm	115		
p/p ⁺	SiCl ₄ - as above	300		
	SiHCl ₃ - as above	400		

Table 1. Dependence of τ_a on silicon source used for epitaxy.

The DLTS spectra for epitaxial layers deposited from $SiCl_4$ and $SiHCl_3$ are shown in Fig.1 and Fig.2 respectively. The Arrhenius plots for deep-level deffects detected in the epitaxial layers are presented in Fig. 3.









Characterization of epitaxial silicon ...

http://rcin.org.pl

15



- Fig.3. Arrhenius plots for deep-level defects detected in the epitaxial layers grown from SiCl₄ and SiHCl₃.
- Table 2. Parameters of deep traps detected in epitaxial layers grown from SiHCl₃ and SiCl₄.

SiCl ₄ , N _D -N _A = 9.6*10 ¹³ [cm ⁻³]							
Trap	T ₁	T ₂	T ₃	T ₄	T ₅		
E _a [eV]		0.27	0.41	0.56	-		
σ_{a} [cm ⁻³]		1.0*10 ⁻¹³	2.0*10 ⁻¹²	4.0*10 ⁻¹²	-		
N _T [cm ⁻³]	•	2.8*10 ¹³	8.0*10 ¹⁰	7.0*10 ¹¹	-		
SiHCl ₃ , N _D -N _A = 3*10 ¹²⁻³]							
Trap	T ₁	T ₂	T ₃	T ₄	Т5		
E _a [eV]	0.24	0.27	0.41	0.56	0.68		
$\sigma_{a}[cm^{-2}]$	6.0*10 ⁻¹³	1.3*10 ⁻¹³	2.0*10 ⁻¹²	4.0*10 ⁻¹²	6.0*10 ⁻¹²		
N ^T [cm ⁻³]	9.0*10 ⁹	1.6*10 ¹⁰	2.8*10 ¹⁰	1.8*10 ⁹	6.0*10 ⁹		

E.Nossarzewska-Orłowska, P.Kamiński...

The results of the silicon source characterization obtained from DLTS measurements are presented in Table 2.

According to the data presented in Table 2 the concentration of deep traps in the epitaxial layers deposited from $SiHCl_3$ is by three orders of magnitude lower than in that obtained from $SiCl_4$. These traps are likely to be atributed to transition metal impurities [2].

In the second experiment the epitaxial layers were grown on the n⁺ substrates prepared by alkaline etching as well as by acid etching. The influence of the residual alkaline ions in the n type epitaxial layers on the carrier lifetime is shown in the Table 3. As alkaline ions result in decreasing carrier lifetime, substrates for the high epitaxy standard should be etched in the acid solution.

Layer parameters		Generation lifetime, τg [μs]		
Thickness [µm]	Resistivity [Ωcm]	Acid etching	Alkaline etching	
9.5 18.5	3.5 47.0	45 150	22 30	

Table 3. Dependence of τ_a on substrate chemical etching.

Conclusions

The carrier generation lifetime measurements on MOS epitaxial structures can be used as a criteria of the quality of epitaxial layers.

The DLTS measurements give additional useful information on the properties and concentration of deep traps. So, DLTS is also powerful tool for quality characterization of materials used in the epitaxy processes.

According to the obtained data, uncontrolled impurities in epitaxial layers are mainly introduced from the source of silicon used for epitaxy. Substrate etching in alkaline solution have to be avoided in the MOS VLSI production.

Characterization of epitaxial silicon ...

Acknowledgment

This work has been financially supported by Polish National Scientific Committee (grant No. 80337 91 01).

References

- 1. D.V.Lang, "Deep-Level Transient Spectroscopy: A New Method to Characterize Traps in Semiconductors", J.Appl.Phys., vol.45, pp.3023-3032 (1974)
- J.L.Benton, "Characterization of Defects in Semiconductors by Deep Level Transient Spectrocsopy", J.Crystal Growth, vol. 106, pp.116-126 (1990)

Od redakcji:

Prezentowany tekst jest skrótem referatu wygłoszonego przez dr inż. P.Kamińskiego na międzynarodowej konferencji IRSEP'92.

http://rcin.org.pl